15

16

17

18

19

20

21

22

23

1

2

3

5

WHAT IS CLAIMED IS:

1. A demodulator for demodulating a set of S possible orthogonal modulation codes received serially as binary data, wherein each of said orthogonal modulation codes comprises M binary bits representing an N-bit data symbol and wherein $M=2^N$, said demodulator comprising:

a Logic 00 input detector capable of comparing sequential pairs of said M binary bits of said serially received orthogonal modulation codes to a Logic 00 value and outputting a [+1,+1] signal if a match occurs and outputting a [-1,-1] signal if a match does not occur;

a summation circuit comprising S accumulators;

a Logic 00 switch array comprising S switches, wherein a Kth one of said S switches in said Logic 00 switch array is capable of coupling an output of said Logic 00 input detector to a first input of a Kth one of said S accumulators;

a storage array capable of storing S code masks associated with said S orthogonal modulation codes, wherein each of said S code masks comprises M/2 code mask bits and each of said M/2 code mask bits is associated with a corresponding one of said sequential pairs of said M binary bits in one of said orthogonal modulation codes; and

control circuitry capable of synchronously applying the M/2 code mask bits in a Kth one of said S code masks in said

storage array as a switch control signal to said Kth switch in said Logic 00 switch array such that a Logic 1 code mask bit in said Kth code mask closes said Kth switch in said Logic 00 switch array whenever said Logic 00 input detector is comparing a sequential pair of said M binary bits equal to 00, thereby connecting the [+1,+1] output signals of said Logic 00 input detector to said first input of said Kth accumulator.

4

5

6

1

₩ **1**

12

1=3

14

15

16

17

18

19

- 1 2. The demodulator as set forth in Claim 1 further 2 comprising:
 - a Logic 01 input detector capable of comparing sequential pairs of said M binary bits of said serially received orthogonal modulation codes to a Logic 01 value and outputting a [+1,+1] signal if a match occurs and outputting a [-1,-1] signal if a match does not occur; and
 - a Logic 01 switch array comprising S switches, wherein a Kth one of said S switches in said Logic 01 switch array is capable of coupling an output of said Logic 01 input detector to a second input of said Kth accumulator, wherein said control circuitry is capable of synchronously applying the M/2 code mask bits in said Kth code mask in said storage array as a switch control signal to said Kth switch in said Logic 01 switch array such that a Logic 1 code mask bit in said Kth code mask closes said Kth switch in said Logic 01 switch array whenever said Logic 01 input detector is comparing a sequential pair of said M binary bits equal to 01, thereby connecting the [+1,+1] output signals of said Logic 01 input detector to said second input of said Kth accumulator.

4

5

6

15

16

17

18

19

- 3. The demodulator as set forth in Claim 2 further comprising:
 - a Logic 10 input detector capable of comparing sequential pairs of said M binary bits of said serially received orthogonal modulation codes to a Logic 10 value and outputting a [+1,+1] signal if a match occurs and outputting a [-1,-1] signal if a match does not occur; and
 - a Logic 10 switch array comprising S switches, wherein a Kth one of said S switches in said Logic 10 switch array is capable of coupling an output of said Logic 10 input detector to a third input of said Kth accumulator, wherein said control circuitry is capable of synchronously applying the M/2 code mask bits in said Kth code mask in said storage array as a switch control signal to said Kth switch in said Logic 10 switch array such that a Logic 1 code mask bit in said Kth code mask closes said Kth switch in said Logic 10 switch array whenever said Logic 10 input detector is comparing a sequential pair of said M binary bits equal to 10, thereby connecting the [+1,+1] output signals of said Logic 10 input detector to said third input of said Kth accumulator.

4

5

6

15

16

17

18

19

- 1 4. The demodulator as set forth in Claim 3 further comprising:
 - a Logic 11 input detector capable of comparing sequential pairs of said M binary bits of said serially received orthogonal modulation codes to a Logic 11 value and outputting a [+1,+1] signal if a match occurs and outputting a [-1,-1] signal if a match does not occur; and
 - a Logic 11 switch array comprising S switches, wherein a Kth one of said S switches in said Logic 11 switch array is capable of coupling an output of said Logic 11 input detector to a fourth input of said Kth accumulator, wherein said control circuitry is capable of synchronously applying the M/2 code mask bits in said Kth code mask in said storage array as a switch control signal to said Kth switch in said Logic 11 switch array such that a Logic 1 code mask bit in said Kth code mask closes said Kth switch in said Logic 11 switch array whenever said Logic 11 input detector is comparing a sequential pair of said M binary bits equal to 11, thereby connecting the [+1,+1] output signals of said Logic 11 input detector to said fourth input of said Kth accumulator.

1 THE REAL PROPERTY OF THE PRO

PATENT

- 5. The demodulator as set forth in Claim 4 further comprising a code selection circuit capable of reading a sum value from each said S accumulators and identifying an accumulator containing a maximum sum value.
 - 6. The demodulator as set forth in Claim 5 wherein said code selection circuit outputs one of 2^M N-bit data symbols corresponding to said identified accumulator containing said maximum value.
 - 7. The demodulator as set forth in Claim 6 wherein N = 6 and M = 2^{N} = 64.
 - 8. The demodulator as set forth in Claim 7 wherein S = 64.
- 9. The demodulator as set forth in Claim 8 wherein said orthogonal modulation codes are Walsh codes.

10. A code division multiple access (CDMA) wireless network comprising a plurality of base transceiver stations capable of communicating with access terminals located in a coverage area of said wireless network, wherein a first one of said plurality of base transceiver stations comprises:

a demodulator for demodulating a set of S possible orthogonal modulation codes received serially as binary data, wherein each of said orthogonal modulation codes comprises M binary bits representing an N-bit data symbol and wherein $M=2^N$, said demodulator comprising:

a Logic 00 input detector capable of comparing sequential pairs of said M binary bits of said serially received orthogonal modulation codes to a Logic 00 value and outputting a [+1,+1] signal if a match occurs and outputting a [-1,-1] signal if a match does not occur;

a summation circuit comprising S accumulators;

a Logic 00 switch array comprising S switches, wherein a Kth one of said S switches in said Logic 00 switch array is capable of coupling an output of said Logic 00 input detector to a first input of a Kth one of said S accumulators;

a storage array capable of storing S code masks associated with said S orthogonal modulation codes, wherein each of said S code masks comprises M/2 code mask bits and each of said M/2 code mask bits is associated with a

corresponding one of said sequential pairs of said M binary bits in one of said orthogonal modulation codes; and

control circuitry capable of synchronously applying the M/2 code mask bits in a Kth one of said S code masks in said storage array as a switch control signal to said Kth switch in said Logic 00 switch array such that a Logic 1 code mask bit in said Kth code mask closes said Kth switch in said Logic 00 switch array whenever said Logic 00 input detector is comparing a sequential pair of said M binary bits equal to 00, thereby connecting the [+1,+1] output signals of said Logic 00 input detector to said first input of said Kth accumulator

4

5

6

15

16

17

18

19

1 11. The CDMA wireless network as set forth in Claim 10 further comprising:

a Logic 01 input detector capable of comparing sequential pairs of said M binary bits of said serially received orthogonal modulation codes to a Logic 01 value and outputting a [+1,+1] signal if a match occurs and outputting a [-1,-1] signal if a match does not occur; and

a Logic 01 switch array comprising S switches, wherein a Kth one of said S switches in said Logic 01 switch array is capable of coupling an output of said Logic 01 input detector to a second input of said Kth accumulator, wherein said control circuitry is capable of synchronously applying the M/2 code mask bits in said Kth code mask in said storage array as a switch control signal to said Kth switch in said Logic 01 switch array such that a Logic 1 code mask bit in said Kth code mask closes said Kth switch in said Logic 01 switch array whenever said Logic 01 input detector is comparing a sequential pair of said M binary bits equal to 01, thereby connecting the [+1,+1] output signals of said Logic 01 input detector to said second input of said Kth accumulator.

Ŋ

1.4

1 12. The CDMA wireless network as set forth in Claim 11 2 further comprising:

a Logic 10 input detector capable of comparing sequential pairs of said M binary bits of said serially received orthogonal modulation codes to a Logic 10 value and outputting a [+1,+1] signal if a match occurs and outputting a [-1,-1] signal if a match does not occur; and

a Logic 10 switch array comprising S switches, wherein a Kth one of said S switches in said Logic 10 switch array is capable of coupling an output of said Logic 10 input detector to a third input of said Kth accumulator, wherein said control circuitry is capable of synchronously applying the M/2 code mask bits in said Kth code mask in said storage array as a switch control signal to said Kth switch in said Logic 10 switch array such that a Logic 1 code mask bit in said Kth code mask closes said Kth switch in said Logic 10 switch array whenever said Logic 10 input detector is comparing a sequential pair of said M binary bits equal to 10, thereby connecting the [+1,+1] output signals of said Logic 10 input detector to said third input of said Kth accumulator.

4

5

6

15

16

17

18

19

1 13. The CDMA wireless network as set forth in Claim 12 further comprising:

a Logic 11 input detector capable of comparing sequential pairs of said M binary bits of said serially received orthogonal modulation codes to a Logic 11 value and outputting a [+1,+1] signal if a match occurs and outputting a [-1,-1] signal if a match does not occur; and

a Logic 11 switch array comprising S switches, wherein a Kth one of said S switches in said Logic 11 switch array is capable of coupling an output of said Logic 11 input detector to a fourth input of said Kth accumulator, wherein said control circuitry is capable of synchronously applying the M/2 code mask bits in said Kth code mask in said storage array as a switch control signal to said Kth switch in said Logic 11 switch array such that a Logic 1 code mask bit in said Kth code mask closes said Kth switch in said Logic 11 switch array whenever said Logic 11 input detector is comparing a sequential pair of said M binary bits equal to 11, thereby connecting the [+1,+1] output signals of said Logic 11 input detector to said fourth input of said Kth accumulator.

TOTAL PERSONAL MARKAGES

- 1 14. The CDMA wireless network as set forth in Claim 13
 2 further comprising a code selection circuit capable of reading a
 3 sum value from each said S accumulators and identifying an
 4 accumulator containing a maximum sum value.
 - 15. The CDMA wireless network as set forth in Claim 14 wherein said code selection circuit outputs one of 2^M N-bit data symbols corresponding to said identified accumulator containing said maximum value.
 - 16. The CDMA wireless network as set forth in Claim 15 wherein N = 6 and M = 2^N = 64.
 - 17. The CDMA wireless network as set forth in Claim 16 wherein S = 64.
- 1 18. The CDMA wireless network as set forth in Claim 17 2 wherein said orthogonal modulation codes are Walsh codes.

16

17

18

19

20

21

22

23

24

1

2

19. For use in a base station of a wireless network capable of communicating with mobile stations located in a coverage area of the wireless network, a method of demodulating a set of S possible orthogonal modulation codes received serially as binary data, wherein each of the orthogonal modulation codes comprises M binary bits representing an N-bit data symbol and wherein $M = 2^N$, the method comprising the steps of:

in a Logic 00 input detector, comparing sequential pairs of the M binary bits of the serially received orthogonal modulation codes to a Logic 00 value and outputting a [+1,+1] signal if a match occurs and outputting a [-1,-1] signal if a match does not occur;

retrieving from a storage array the Kth one of S code masks associated with the S orthogonal modulation codes, wherein each of the S code masks comprises M/2 code mask bits and each of the M/2 code mask bits is associated with a corresponding one of the sequential pairs of the M binary bits in one of the orthogonal modulation codes; and

synchronously applying the M/2 code mask bits of the Kth S code mask as a switch control signal to the Kth switch in a Logic 00 switch array comprising S switches, wherein the Kth switch in the Logic 00 switch array is capable of coupling an output of the Logic 00 input detector to a first input of a Kth one of S accumulators, and wherein a Logic 1 code mask bit in the Kth code

26

27

28

29

mask closes the Kth switch in the Logic 00 switch array whenever the Logic 00 input detector is comparing a sequential pair of the M binary bits equal to 00, thereby connecting the [+1,+1] output signals of the Logic 00 input detector to the first input of the Kth accumulator.

TO THE REAL PROPERTY.

17

18

1

2

3

4

5

6

20. The method as set forth in Claim 19 further comprising the steps of:

in a Logic 01 input detector, comparing sequential pairs of the M binary bits of the serially received orthogonal modulation codes to a Logic 01 value and outputting a [+1,+1] signal if a match occurs and outputting a [-1,-1] signal if a match does not occur; and

synchronously applying the M/2 code mask bits of the Kth S code mask as a switch control signal to the Kth switch in a Logic 01 switch array comprising S switches, wherein the Kth switch in the Logic 01 switch array is capable of coupling an output of the Logic 01 input detector to a second input of the Kth accumulator, and wherein a Logic 1 code mask bit in the Kth code mask closes the Kth switch in the Logic 01 switch array whenever the Logic 01 input detector is comparing a sequential pair of the M binary bits equal to 01, thereby connecting the [+1,+1] output signals of the Logic 01 input detector to the second input of the Kth accumulator.

4

5

6

7

14

15

16

17

18

1 21. The method as set forth in Claim 20 further comprising 2 the steps of:

in a Logic 10 input detector, comparing sequential pairs of the M binary bits of the serially received orthogonal modulation codes to a Logic 10 value and outputting a [+1,+1] signal if a match occurs and outputting a [-1,-1] signal if a match does not occur; and

synchronously applying the M/2 code mask bits of the Kth S code mask as a switch control signal to the Kth switch in a Logic 10 switch array comprising S switches, wherein the Kth switch in the Logic 10 switch array is capable of coupling an output of the Logic 10 input detector to a third input of the Kth accumulator, and wherein a Logic 1 code mask bit in the Kth code mask closes the Kth switch in the Logic 10 switch array whenever the Logic 10 input detector is comparing a sequential pair of the M binary bits equal to 10, thereby connecting the [+1,+1] output signals of the Logic 10 input detector to the third input of the Kth accumulator.

THE REPORT A COLUMN PRODUCT HOLD

4

5

6

7

11

12 13

14 |--

15

16

17

18

1 22. The method as set forth in Claim 21 further comprising 2 the steps of:

in a Logic 11 input detector, comparing sequential pairs of the M binary bits of the serially received orthogonal modulation codes to a Logic 11 value and outputting a [+1,+1] signal if a match occurs and outputting a [-1,-1] signal if a match does not occur; and

synchronously applying the M/2 code mask bits of the Kth S code mask as a switch control signal to the Kth switch in a Logic 11 switch array comprising S switches, wherein the Kth switch in the Logic 11 switch array is capable of coupling an output of the Logic 11 input detector to a fourth input of the Kth accumulator, and wherein a Logic 1 code mask bit in the Kth code mask closes the Kth switch in the Logic 11 switch array whenever the Logic 11 input detector is comparing a sequential pair of the M binary bits equal to 11, thereby connecting the [+1,+1] output signals of the Logic 11 input detector to the fourth input of the Kth accumulator.